Flat Indexing Scheme: A New Compilation Technique to Enhance Parallelism of Logic Programs

نویسندگان

  • Hiecheol Kim
  • Kangwoo Lee
  • Jean-Luc Gaudiot
چکیده

HIECHEOL KIM, KANGWOO LEE+ AND JEAN-LUC GAUDIOT++ Department of Computer and Communication Engineering Taegu University, Korea E-mail:[email protected] Department of Computer and Communication Engineering Dongguk University, Korea E-mail:[email protected] Department of Electrical Engineering-Systems University of Southern California Los Angeles, CA 90089-2563, U.S.A. E-mail:[email protected]

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Compilation of Bottom-Up Evaluation for a Pure Logic Programming Language

Abstraction in programming languages is usually achieved at the price of run time efficiency. This thesis presents a compilation scheme for the Starlog logic programming language. In spite of being very abstract, Starlog can be compiled to an efficient executable form. Starlog implements stratified negation and includes logically pure facilities for input and output, aggregation and destructive...

متن کامل

SLDR-Resolution: Parallelizing Structural Recursion in Logic Programs

We introduce a new operational semantics, SLDR-resolution, for a class of recursive logic programs. We establish the soundness and completeness of SLDR-resolution by showing that one SLDR-resolution inference is equivalent to n 1 SLD-resolution inferences. SLDR-resolution facilitates parallel processing of recursive programs and can exploit parallelism that is not exploitable in SLD-resolution....

متن کامل

IS-MRAS With On-Line Adaptation Parameters Based on Type-2 Fuzzy LOGIC for Sensorless Control of IM

This paper suggests novel sensorless speed estimation for an induction motor (IM) based on a stator current model reference adaptive system (IS-MRAS) scheme. The IS-MRAS scheme uses the error between the reference and estimated stator current vectors and the rotor speed. Observing rotor flux and the speed estimating using the conventional MRAS technique is confronted with certain problems relat...

متن کامل

The YAP Prolog system

Yet Another Prolog (YAP) is a Prolog system originally developed in the mid-eighties and that has been under almost constant development since then. This paper presents the general structure and design of the YAP system, focusing on three important contributions to the Logic Programming community. First, it describes the main techniques used in YAP to achieve an efficient Prolog engine. Second,...

متن کامل

Loop-Level Parallelism in Numeric and Symbolic Programs

This paper describes a new technique for estimating and understanding the speed improvement that can result from executing a program on a parallel computer. The technique requires no additional programming and minimal effort by a program’s author. The analysis begins by tracing a sequential program. A parallelism analyzer (pp) uses information from the trace to simulate parallel execution of th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • J. Inf. Sci. Eng.

دوره 16  شماره 

صفحات  -

تاریخ انتشار 2000